IN THE CLAIMS:

Claim 8, line 1, change "method" to --signal processor--.

Claim 9, line 1, change "method" to --signal processor--.

Claim 10, line 1, change "method" to --signal processor--.

Claim 11, line 1, change "method" to --signal processor--.

Claim 12, line 1, change "method" to --signal processor--.

REMARKS

Dependent claims 8-12 are amended to correct an obvious inadvertent error. The claim from which these dependent claims depend is directed to a signal processor, and not a "method".

Attached as an appendix is a clean, rewritten version of claims 8-12, as amended.

An early examination on the merits is solicited.

Respectfully submitted,

FROMMER LAWRENCE & HAUG LLP
Attorneys for Applicant

By: _____

William S. Frommer
Reg. No. 25,506
Tel. (212) 588-0800

8. (Amended) The signal processor as set forth in Claim 7, wherein the other code word is a one equal to a code word provided by quantization of the one code word.

9. (Amended) The signal processor as set forth in Claim 7, wherein the variable-length coding is an entropy coding by which a shorter code is allocated to a sequence whose probability of occurrence is higher.

10. (Amended) The signal processor as set forth in Claim 7, wherein the sequence is represented by a pair of a run length (run) being a number of consecutive zeroes included before a non-zero numeral and an amplitude (amp) being the non-zero numeral and the one code word is replaced with some other code word corresponding to a pair in which "amp" is approximate to that in the initial pair.

11. (Amended) The signal processor as set forth in Claim 7, wherein for pixels of a video signal, forming each input frame, the frame is divided into a plurality of blocks, the block is subjected to discrete cosine transform (DCT), a DCT coefficient of the DCT-transformed block is quantized based on quantization information, the DCT coefficient having been subjected to the quantization is arranged in a one-dimensional sequence, and then subjected to the variable-length coding.

12. (Amended) The signal processor as set forth in Claim 11, wherein the code word replacement is effected in the order from the higher-order DCT coefficient to lower-order one in the sequence, and ended when a bit amount provided by the variable-length coding of the sequence is reached.